Before executing a quantum algorithm, one must first decompose the algorithm into machine-level instructions compatible with the architecture of the quantum computer, a process known as quantum compiling. There are many different quantum circuit decompositions for the same algorithm but it is desirable to compile leaner circuits. A fundamentally important cost metric is the T count -the number of T gates in a circuit. For the single qubit case, optimal compiling is essentially a solved problem. However, multi-qubit compiling is a harder problem with optimal algorithms requiring classical runtime exponential in the number of qubits. Here, we present and compare several efficient quantum compilers for multi-qubit Clifford + T circuits. We implemented our compilers in C++ and benchmarked them on random circuits, from which we determine that our TODD compiler yields the lowest T counts on average. We also benchmarked TODD on a library of reversible logic circuits that appear in quantum algorithms and found that it reduced the T count for 97% of the circuits with an average T -count saving of 20% when compared against the best of all previous circuit decompositions.
Before executing a quantum algorithm, one must first decompose the algorithm into machine-level instructions compatible with the architecture of the quantum computer, a process known as quantum compiling. There are many different quantum circuit decompositions for the same algorithm but it is desirable to compile leaner circuits. A fundamentally important cost metric is the T count -the number of T gates in a circuit. For the single qubit case, optimal compiling is essentially a solved problem. However, multi-qubit compiling is a harder problem with optimal algorithms requiring classical runtime exponential in the number of qubits. Here, we present and compare several efficient quantum compilers for multi-qubit Clifford + T circuits. We implemented our compilers in C++ and benchmarked them on random circuits, from which we determine that our TODD compiler yields the lowest T counts on average. We also benchmarked TODD on a library of reversible logic circuits that appear in quantum algorithms and found that it reduced the T count for 97% of the circuits with an average T -count saving of 20% when compared against the best of all previous circuit decompositions.
Compiling is the conversion of an algorithm into a series of hardware level commands or elementary gates. Better compilers can implement the same algorithm using fewer hardware level instructions, reducing runtime and other resources. Quantum compiling or gate-synthesis is the analogous task for a quantum computer and is especially important given the current expense of quantum hardware. Early in the field, Solovay and Kitaev proposed a general purpose compiler for any universal set of elementary gates [1] [2] [3] . Newer compilers exploit the specific structure of the Clifford+T gate set and have reduced quantum circuit depths by several orders of magnitude [4] [5] [6] [7] , often improving the classical compile time. The Clifford+T gate set is natural since it is the fault-tolerant logical gate set in almost every computing architecture [8] . Moreover, fault-tolerance protocols have been proposed such as magic state distillation [9] that lead to a cost per T gate which is several hundred times larger than that of Clifford gates [10] [11] [12] , which suggests T count as the key metric of compiler performance. Furthermore, the T count is an important metric beyond the standard compiling problem because it relates to the classical overhead of simulating quantum circuits [16, 40, 41] as well as the distillation cost of synthillation [24] . For these reasons, it is clear that developing methods for minimizing the T count is crucial for a variety of applications in quantum computation.
Significant progress has been made on synthesis of single-qubit unitaries from Clifford+T gates. For purely unitary synthesis, the problem is essentially solved since we have a compiler that is asymptotically optimal and efficient [4, 7] . Although further improvements are possible beyond unitary circuits, by making use of ancilla qubits and measurements [13] [14] [15] [16] or adding an element of randomness to compiling [17, 18] . On the other hand, the multi-qubit problem is much more challenging. An algorithm for multi-qubit unitary synthesis over the Clifford+T gate set is known that is provably optimal in terms of the T count but the compile runtime is exponential in the number of qubits [6, 19] . Compilers with efficient runtimes have been proposed but with no promise of T count optimality [20, 21] . We seek a compiler that runs efficiently and yields circuits with T counts that are as low as practically achievable.
A useful strategy is to take an initial Clifford+T circuit and split it into subcircuits containing Hadamards and subcircuits containing CNOT, S and T gates. One can then attempt to reduce the number of T gates within just the latter type of subcircuit. Amy and Mosca recently showed that this restricted problem is formally equivalent to error decoding on a class of Reed-Muller codes [22] , which is in turn equivalent to finding the symmetric tensor rank of a 3-tensor [23] . Unfortunately, even this easier sub-problem is difficult to solve optimally. Nevertheless, it is more amenable to efficient solvers that offer reductions in T count. Amy and Mosca proved that an n-qubit subcircuit (containing CNOT, S and T gates) has an optimal decomposition into n 2 /2 + O(n) T gates. At the time, known efficient compilers could only promise an output circuit with no more than O(n 3 ) T gates. Later, Campbell and Howard [24] sketched a compiler that is efficient and promises an output circuit with at most n 2 /2 + O(n) T gates. This shows efficient compilers can in this sense be "near-optimal" with respect to worst case scaling. On the mathematical level, Campbell and Howard exploited a previously known efficient and optimal solver for a related 2-tensor problem [25] but suitably modified so that it nearly-optimally solves the required 3-tensor problem.
This paper develops several different compilers that have polynomial runtime in n and are near-optimal in the above sense when restricted to CNOT+T circuits. We modify the compiler to also accommodate Hadamard gates using a gadgetisation trick that requires additional resources (measurements, feed-forward and ancillas) and find that it performs well in practice. We provide the first implementations of such compilers (the source code is available here [44] ) and compare performance against: a family of random circuits; and a library of benchmark circuits that implement actual quantum algorithms. For random circuits, we observe O(n 2 ) scaling in T count for all variants of our compiling approach compared with O(n 3 ) scaling for compilers based on earlier work. Quantum algorithms are highly structured and far from random, so the number of T gates can not be meaningfully compared with the worst case scaling. Instead, we benchmark against the best previously known results and found on average a 20% T count reduction. In one instance, our compiler gave a 51% T count reduction and it performed better than previous results for all but one of the benchmarked circuits. Of course, the T count is not the only metric relevant to gate synthesis. We discuss the limitations of the T count, as well as other metrics in section IV C.
All of the near-optimal compilers described in this paper look for inspiration in algorithms for the related 2-tensor problem, which we call Lempel's algorithm. We give specific details for a compiler here called TOOL (Target Optimal by Order Lowering) that comes in two different flavours (with and without feedback). The TOOL compilers can be considered concrete versions of the approach outlined by Campbell and Howard [24] . Also described in this paper is the TODD (Third Order Duplicate and Destroy) compiler, which is again inspired by Lempel but in a more direct and elegant way than TOOL. In benchmarking, we find that TODD often achieved even lower T count than TOOL.
I. PRELIMINARIES
The Pauli group on n qubits P n is the set of all n-fold tensor products of the single qubit Pauli operators {X, Y, Z, I} with allowed coefficients ∈ {±1, ±i}. The k th level of the Clifford hierarchy C n k is defined as follows,
with recursion terminated by C n 1 = P n . The Clifford group on n qubits C n is the normalizer of P n . We define D n k to be the diagonal elements of CN OT, T . We will omit the superscript n when the number of qubits is obvious from context. We define Clifford to be any generating set for the Clifford group on n qubits such as {CN OT, H, S}. We define the CNOT + T gate set to be {CNOT, S, T }, where we include the phase gate S = T 2 as a separate gate due to the magic states cost model for gate synthesis [9] . A quantum circuit decomposition for a unitary U is denoted U; conversely we say that U implements U . Similarly, a circuit E implements non-unitary channel ρ → ε(ρ). We refer to a circuit U that implements a U ∈ D 3 as a diagonal CNOT + T circuit.
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The high level work-flow of the T gate optimization protocol is shown. A Clifford + T circuit is converted to the CNOT+T gate set by introducing ancillas and performing classically controlled Clifford gates. A non-Clifford phase gate is extracted, which maps to a signature tensor upon which the core optimization algorithm is performed. The optimized symmetric tensor decomposition is then converted back into a circuit of the form in panel 2) yielding an implementation of the original Clifford + T circuit with reduced T count.
II. WORK-FLOW OVERVIEW
In this section, we give a high level work-flow of our approach to compiling as sketched in Fig. 1 . In stages 1-3, some simple circuit preprocessing is performed so that a Clifford+T circuit is converted into a form where the only non-Clifford part is a diagonal CNOT+T gate (an element of D 3 ). Subsection II A describes this preprocessing. In stages 4-6, the technically difficult aspect of compiling is addressed using a series of different algebraic representations of the circuit and these stages are described in Subsection II B.
A. Circuit preprocessing
The input circuit U in ∈ Clifford, T implements some unitary U . It acts on a register we denote x, which is composed of n qubits and spans the Hilbert space H x . The output of our compiler is a circuit E out composed of Clifford and T gates but additionally allows: the preparation of |+ states; measurement in the Pauli-X basis, and classical feedforward. To account for ancilla |+ qubits, we include a register labelled y that is composed of h qubits and spans the Hilbert space H y . The circuit E out will realise the input unitary after the y register is traced out
where ρ x is the density matrix for an arbitrary input pure state on H x . Furthermore, V ∈ C 3 is the unitary portion of E out , and ε post is a quantum channel that is associated with the sequence of Pauli-X measurements and subsequent classically controlled Clifford gates, C 1 , C 2 , . . . , C h , seen in Fig. 1 . We emphasize that later stages of compiling will make use of a framework valid only for CNOT + T circuits, which makes Hadamard gates an obstacle. There are two commonly used methods for dealing with Hadamard gates: first, we can partition the quantum circuit into alternating CN OT, T and H subcircuits and optimize each CNOT + T subcircuit independently [20] . The second way is to replace each Hadamard gate with a gadget (see for example references [26, 27] ) that makes use of extra resources (ancillas, measurements and feedforward). The central portion of the gadget contains all of the non-Clifford behaviour and is in the CNOT + T gate set, so is directly compatible with our T -optimizers. The remainder of this section focusses on the second method (Hadamard gadgetization), but we discuss the Hadamard-bounded partitioning method in more detail in appendix A.
Each [43] of the h Hadamard gates is replaced by a Hadamard-gadget (as shown in panel 1) of Fig. 2 . A Hadamard-gadget consists of a CNOT + T block followed by a Pauli-X gate conditioned on the outcome of measuring a Hadamard-ancilla (a qubit in the y register initialized in the |+ state) in the Pauli-X basis, so the size of the y register is h. After Hadamard-gadgetisation, we commute the classically controlled Pauli-X gates to the end of the circuit, starting with the right-most and iteratively working our way left (see panel 3 of Fig. 2 ). The end result is a circuit composed of a single CNOT+T block on n + h qubits, followed by a sequence of classically controlled Clifford operators conditioned on Pauli-X measurements. The latter sequence of non-unitary gates constitutes the circuit E post . This method of circumventing Hadamards is preferred over forming Hadamard-bounded partitions as in previous works [20] because it allows us to convert most of the input circuit into the optimization-compatible gate set, which we find leads to better performance of the T-Optimiser subroutine (see appendix A for numerical evidence of this).
Once the internal Hadamards are removed, we are left with a CNOT + T circuit that implements unitary V , whose action on the computational basis is fully described [20, 22, 24, 28] by two mathematical objects: a phase function, f : Z n 2 → Z 8 , and an invertible matrix E ∈ Z (n,n) 2 , such that
where ω = e i π 4 . It has been shown [22, 24] that V = U E U f where U f ∈ D 3 can be implemented with a diagonal CNOT + T circuit and gives the phase
and U E can be implemented with CNOTs.
B. Diagonal CNOT+T Framework
In section II A, we isolated all the non-Clifford behaviour of a Clifford + T circuit within a diagonal CNOT + T circuit defined on a larger qubit register. This method allows us to map the T gate optimization problem for any Clifford + T circuit to the following. In the lower part, we define notation for the phase-swap gate and provide an example decomposition into the CNOT + T gate set. Panel 2) shows an example of a Hadamard gate swapped for a Hadamard-gadget where the classically controlled Pauli-X gate is commuted through U f 2 to the end. The CNOT + T -only region increases as shown by the dotted lines. As U f 2 ∈ C3, it follows that U f 2 XU † f 2 ∈ C2 as per equation (1), so has a T -count of 0. The example in panel 3) shows the same process as 2) but for 2 internal Hadamards. As D3 is a group, the operator V ∈ D3 and the second Pauli-X gate can also commute to the end to form a Clifford. This leads to a decomposition of the form in panel 2) of Fig. 1 .
Problem II.1. (T-OPT) Given a unitary U f ∈ D 3 , find a circuit decomposition U f ∈ CN OT, T, S that implements U f with minimal uses of the T gate.
This section describes how we map the T-OPT problem from the quantum circuit picture to an algebraic problem following stages 4-6 of Fig. 1 . Throughout this section we use the framework for diagonal CNOT+T circuits (also called linear phase operators [22] ) introduced in reference [28] and built upon in [20, 22, 24] . We proceed by recalling from equation (5) that the action of any U f ∈ D 3 on the computational basis is given by U f |x = ω f (x) |x and that U f is completely characterized by the phase function, f . A phase function can be decomposed into a sum of linear, quadratic and cubic monomials on the Boolean variables x i . Each monomial of order r has a coefficient in Z 8 and is weighted by a factor 2 r−1 , as in the following:
where l α , q α,β , c α,β,γ ∈ Z 8 . We refer to decompositions of f that take the form of equation (6) as weighted polynomials as in reference [24] , in which it was shown that U 2f = U 2 f ∈ C 2 for any weighted polynomial, f . This implies that any two unitaries with weighted polynomials whose coefficients all have the same parity are Clifford equivalent. Note that the weighted polynomial can be lifted directly from the circuit definition of U f if we work in the {T, CS, CCZ} basis, as each kind of gate corresponds to the linear, quadratic and cubic terms, respectively.
In stage 4 of Fig. 1 , we define the signature tensor,
, to be a symmetric tensor of order 3 whose elements are equal to the parity of the weighted polynomial coefficients of U f according to the following relations:
for all permutations of the indices, denoted σ. It follows that any two unitaries with the same signature tensor are Clifford equivalent.
We recall the definition of gate synthesis matrices from reference [24] , where a matrix,
, is a gate synthesis matrix for a unitary U f if it satisfies,
where |.| is the Hamming weight of a binary vector. Notice that inside the square brackets is evaluated modulo 2 and outside is evaluated modulo 8.
Obtaining a gate synthesis matrix from a quantum circuit is best understood via the phase polynomial representation. A phase polynomial of a phase function, f , is a set, P f = {{λ 1 , a 1 }, {λ 2 , a 2 }, . . . , {λ p , a |P | }}, of linear boolean functions λ k (x), together with coefficients a k ∈ Z 8 such that
A phase polynomial can be extracted from a diagonal CNOT + T circuit by tracking the action of each gate on the computational basis states through the circuit [20, 28] . We then map P f to an A matrix with a procedure such as the following. Start with an empty A matrix. Then for each {λ k , a k } ∈ P f ,
Add a k copies of v to the right-hand end of A.
We define a proper gate synthesis matrix to be an A matrix with no all-zero or repeated columns, and we define the function proper such that A = proper(A) is the proper gate synthesis matrix formed by removing all all-zero columns and pairs of repeated columns from A. The purpose of this function is to strip away the Clifford behaviour from the gate synthesis matrix.
We will exploit the key property of A matrices described in the following lemma, which is a corollary of lemma 2 of reference [28] .
. It follows that one can generate a circuit that implements U f with m = col(A ) uses of the T gate.
Proof. First, we note from the definition of A in equation (8) that the j th column of A leads to a factor of ω λj (x) appearing in the diagonal elements of U f as written in equation (5), where λ j is a reversible linear Boolean function given by,
The action of a circuit generated by CNOT gates on computational basis state |x is to replace the value of each qubit with a reversible linear Boolean function on x 1 , x 2 , . . . , x n . Next, we show how to add the phase ω λj (x) . We define B j to be a CNOT unitary such that after applying B j the first qubit is mapped |x 1 → |λ j (x) . A T gate subsequently applied to this qubit will now produce the desired phase. We then uncompute B j by reversing the order of the CNOT gates. This procedure is repeated for every j until all columns of A have been implemented in this way. Only the columns of A that also appear in A require the use of a T gate as all other columns have duplicates, where any pair of duplicates can be implemented by replacing the T gate with an S gate in the above procedure. Therefore the T count is equal to m = col(A ).
The signature tensor of U f can be determined from an A matrix of U f using the following relation,
Therefore, the gate synthesis problem T-OPT reduces to the following tensor rank problem.
that satisfies equation (11) with minimal m.
Any algorithm attempting to solve 3-STR can be used in stage 5 of Fig. 1 . The observation that T-OPT reduces to 3-STR is not new as it follows directly from earlier work. Amy and Mosca [22] proved that T-OPT is equivalent to minimum distance decoding of the punctured Reed-Muller code of order n − 4 and length n (often written as RM * (n − 4, n)). Furthermore, in 1980 Seroussi and Lempel [23] recognised that this Reed-Muller decoding problem is equivalent to 3-STR and conjectured that this is a hard computational task. A non-symmetric generalisation of 3-STR has been proved to be NP-complete [29] , giving further weight to the conjecture. This imposes a practical upper bound on the number of qubits, n RM , over which circuits can be optimally synthesized.
The problem 3-STR is closely related to
with minimal m.
This could also be stated as a matrix factorisation S = AA T problem. As such, we say any A satisfying S = AA T is a factor of S and a minimal factor is one with the minimum possible number of columns. As is often the case in complexity theory, the matrix variant of the problem is considerably simpler than the higher order tensor variant. Lempel gave an algorithm that finds an optimal solution to 2-STR in polynomial time [25] . We call this Lempel's factoring algorithm and for completeness describe it in App. B. Our main strategy to T count optimisation is to take insights from Lempel's algorithm for 2-STR and apply them to 3-STR. In doing so, our compilers will be efficient but lose the promise of optimality, instead providing approximate solutions to 3-STR and T-OPT. In the final stage (see 6 of Fig. 1 ), we map the output matrix of stage 5 back to a diagonal CNOT + T circuit, U f , that comprises m instances of the T gate using lemma II.1. The circuit U f implements a unitary U f = U f U Clifford , where U Clifford is a diagonal Clifford factor. The input weighted polynomial stored since step 4 contains sufficient information to generate a circuit for U † Clifford (see appendix D), hence we recover the original unitary, U f = U f U † Clifford . The final part of step 6 constitutes replacing U f with (U † Clifford • U f ). At this stage, the protocol terminates returning the final output,
III. T-OPTIMISER
Until now the T-optimiser subroutine of our protocol has been treated as a black box whose input is a signature tensor S and the output is a gate synthesis matrix A with few columns. In this section, we describe the inner workings of the various T-optimiser s we have implemented in this work.
A. Reed-Muller decoder (RM)
Although Reed-Muller decoding is believed to be hard, a brute force solver can be implemented for a small number of qubits. We implement such a brute force decoder and found its limit to be n RM = 6. To gain some intuition for the complexity of the problem, consider the following. The number of codespace generators for RM * (n − 4, n) is equal to N G = n−4 r=1 n r . Therefore, the size of the search space is N search = 2 N G . On a processor with a clock speed of 3.20GHz, generously assuming we can check one codeword per clock cycle, it would take over 91 years to exhaustively search this space for n = 7. Performing the same back-of-the-envelope calculation for n = 6, it would take ≈ 7 × 10 −4 seconds. In practice, we find the brute force decoder executes in around 10 minutes for n = 6, so the time for n = 7 would be significantly worse. Clearly, we need to develop heuristics for this problem.
B. Recursive Expansion (RE)
The simplest means of efficiently obtaining an A matrix for a given signature tensor S is to make use of the modulo identity 2ab = a + b − a ⊕ b. More concretely, for each non-zero coefficient in the weighted polynomial l α , q α,β , c α,β,γ , make the following substitutions to the corresponding monomials:
from which the corresponding A matrix can be easily extracted. We call this the recursive expansion (RE) algorithm, which has been shown to yield worst-case T counts of O(n 3 ). It is straightforward to understand this cubic scaling because any proper gate synthesis matrix resulting from the RE algorithm may include any column of Hamming weight 3 or less. There are 3 k=1 n k = O(n 3 ) such columns so from lemma II.1 there can be at most O(n 3 ) T gates in the corresponding circuit decomposition. Campbell and Howard [24] proposed an efficient heuristic for T-OPT that requires at most O(n 2 ) T gates compared to O(nselect any qubit c which we draw as the rst qubit for clarity
A sketch of one round of TOOL (without feedback). We identify a sub-circuit U fc with a single control qubit and then use that such a subcirciut can be efficiently and optimally compiled using Lempel's algorithm. The remaining circuit U † fc U f contains one fewer qubit and so the process can be iterated until the circuit is down to 6 qubits when it can be optimally compiled by brute force.
of the algorithm was already outlined in previous work [24] but for completeness App. C describes both plain TOOL and a variant called TOOL (with feedback). This paper presents the first numerical results obtained from an implementation of TOOL.
D. Third Order Duplicate and Destroy (TODD)
In this section, we present an algorithm based on Lempel's factoring algorithm [25] that is extended to work for order 3 tensors. Since this algorithm does not appear in any previous work, we will provide an extended explanation here. This algorithm requires some initial A matrix to be generated by another algorithm such as RE or TOOL, then it reduces the number of columns of the initial gate synthesis matrix iteratively until exit. In section IV, we present numerical evidence that it is the best efficient solver of the T-OPT problem developed so far. We call this the Third Order Duplicate and Destroy (TODD) algorithm because, much like the villainous Victorian barber, it shaves away at the columns of the input A matrix iteratively until the algorithm finishes execution. Pseudo-code is provided in App. E.
We begin by introducing the key mechanism through which TODD reduces the T count of quantum circuits: by destroying pairs of duplicate columns of a gate synthesis matrix, a process through which the signature tensor is unchanged, as shown in the following lemma.
Lemma III.1. Let A ∈ Z (n,m) be a gate synthesis matrix whose a th and b th columns are duplicates. Let A des ∈ Z (n,m−2) be a gate synthesis matrix formed by removing the a th and b th columns of A. It follows that S (A) = S (A des ) for any such A and A des .
Proof. We start by writing the signature tensor in terms of the elements of A according to equation (11),
and separating the terms associated with a, b from the rest of the summation,
where J = [1, m] \ {a, b}, so that
As stated in the lemma, the a th and b th columns of A are duplicates and so
Now substitute equation (19) into equation (18),
where the last step follows from modulo 2 addition.
Lemma III.1 gives us a simple means to remove columns from a gate synthesis matrix by destroying pairs of duplicates columns and thereby reducing the T count of a CNOT + T circuit by 2. However, it is often the case that the A matrix does not already contain any duplicate columns. Therefore, we wish to perform some transformation: A → A such that (a) A has duplicate columns; (b) the transformation preserves the signature tensor of A.
In
2 be any vector such that y a ⊕ y b = 1. We consider duplication transformations of the form A → A = A ⊕ zy T . It follows that the a th and b th columns of A are duplicates and so property (a) holds.
Proof. We begin by finding expressions for the matrix elements of A in terms of A, z and y,
and substitute the definition of z,
Now we can find the elements of the columns a and b of A ,
We substitute in the condition y b = y a ⊕ 1 into equation (25) ,
where the two A i,b terms cancel in the second step of equation (26). where we define χ(A, z) as follows. Given some gate synthesis matrix, A, and a column vector z ∈ Z n 2 let χ be a matrix with rows labelled by (α, β, γ) and of the form
where r α is the α th row of A, and x ∧ y is the element-wise product of vectors x and y. The order of the rows in χ is unimportant, but must include every choice of α, β, γ ∈ Z n with no pair of indices being equal.
Proof. We begin by finding an expression for S(A ) using equation (11),
and expanding the brackets,
We can see that the first term of equation (29) summed over all j is equal to S (A) , by definition. The task is to show that the remaining terms sum to zero under the specified conditions. Next, we sum over all j and substitute in the definitions of |y|, Ay and χ(A, z) y,
By applying condition C1, the second term is eliminated; by applying condition C2, the next three terms are eliminated, and by applying condition C3, the final term is eliminated.
Having shown how to duplicate and destroy columns of a gate synthesis matrix, we are ready to describe the TODD algorithm, presented as pseudo-code in algorithm 1. Given an input gate synthesis matrix A with signature tensor S, we begin by iterating through all column pairs of A given by indices a, b. We construct the vector z = c a ⊕ c b where c j is the j th column of A, as in lemma III.2. We check to see if the conditions in lemma III.3 are satisfied for z by forming the
Any vector, y, in the null space ofÃ simultaneously satisfies C2 and C3 of lemma III.3. We scan through the null space basis until we find a y such that y a ⊕ y b = 1. At this stage we know that we can remove at least one column from A, depending on the following cases i : If |y| = 0 (mod 2) then condition C1 is satisfied and we can perform the duplication transformation from lemma III.3;
ii : If |y| = 1 (mod 2) then we force C1 to be satisfied by appending a 1 to y and an all-zero column to A before applying the duplication transformation.
Finally, we use the function proper as in App. E to destroy all duplicate pairs to maximize efficiency. In case i, at least two columns have been removed and in case ii at least one column has been removed [45] . This reduces the number of columns of A and therefore the T count of U f . We now start again from the beginning, iterating over columns of the new A matrix. The algorithm terminates if every column pair has been exhausted without success.
IV. RESULTS & DISCUSSION
We implemented our compiler, which we call TOpt, in C++ including each variant of T-Optimiser described in section III, and tested it on two types of benchmark. First, we performed a random benchmark, in which we randomly sampled signature tensors from a uniform probability distribution for a range of n and used them as input for the four versions of T-optimiser : RE, TOOL (feedback), TOOL (without feedback) and TODD. The results for the random benchmark are shown in Fig. 4 . Second, we tested the compiler on a library of benchmark circuits taken from Dmitri Maslov's Reversible Logic Synthesis Benchmarks Page [30] , Matthew Amy's GitHub repository for T-par [42] and Nam et al's GitHub repository [32] for reference [21] . These circuits implement useful quantum algorithms including Galois Field multipliers, integer addition, n th prime, Hamming coding functions and the hidden weighted bit functions. The results for the quantum algorithm benchmark are listed in Table I . For all benchmarks, the results were obtained on the University of Sheffield's Iceberg HPC cluster [31] .
A. Random Circuit Benchmark
We performed the random benchmark in order to determine the average case scaling of the T -count with respect to n for each computationally efficient version of T-optimiser with results shown in Fig. 4 . For both versions of TOOL, we find that the numerical results for the T count follow the expected analytical scaling of O(n 2 ) and correspondingly the results for RE scales as O(n 3 ). We see that TODD slightly outperforms the next best algorithm, TOOL (without feedback) and is therefore the preferred algorithm in settings where classical runtime is not an issue. Furthermore, for all compilers the distribution of T -counts (for fixed n) concentrates around the mean value. Fig. 4 includes error bars showing the distribution but they are too small to be clearly visible, so for one data point we highlight this with an inset histogram. Therefore, TODD performs better, not just on average, but on the vast majority of random circuits so far tested. While both have a polynomial runtime, we found TOOL runs faster than TODD. Therefore, TOOL may have some advantage for larger circuits that are impractically large for TODD. However, TODD can always partition a very large circuit into several smaller circuits at the cost of being slightly less effective at reducing T count. Consequently, for very large circuits, it is unclear which compiler will work best and running both is recommended.
The random benchmark effectively uses diagonal CNOT + T circuits. This gate set is not universal and therefore is computationally limited. However, these circuits are generated by {T, CS, CCZ}, which all commute. This means such circuits lie in the computational complexity class IQP (which stands for instantaneous quantum polynomial-time) that feature in proposals for quantum supremacy experiments [26, 34, 35] . Low cost designs of IQP circuits provided by our compiler would therefore be an asset for achieving quantum supremacy. Circuits generated by the CNOT and T gate were randomly generated for varying number of qubits n then optimized by our implementations of RE, TOOL and TODD. The average T -count for each n over many random circuits are shown on the vertical axis. TODD produces circuit decompositions with the smallest T -counts on average but scales the same as the next best algorithm, TOOL (Feedback). Both of these algorithms are better than RE by a factor n. The difference between the T -counts for TODD and TOOL (Feedback) seem to converge to a constant 5.5 ± 0.7 for large n.
B. Quantum Algorithms Benchmark
The results in Table I show that the TODD algorithm reduced or preserved the T count for every input quantum circuit upon which it was tested, as expected. Additionally, TODD yields a positive saving over the best previous algorithm for all benchmarks except Mod 5 4 with an average and maximum saving of 20% and 51%, respectively. This is immediately useful due to the lower cost associated with solving these problems.
Crucially, the output circuits of our protocol often require a considerable number of ancilla qubits due to our use of Hadamard gadgets. This space-time trade-off is justifiable when the cost of introducing an additional qubit is small in comparison to that of performing an additional T gate [39] . Furthermore, our compilers can be executed with a cap, h cap , on the size of the ancilla register by dividing the circuit into subcircuits containing no more than h cap Hadamard gates. A larger number of Hadamard gates generally leads to an increased classical compilation time for TODD as well as an increased T count for TODD-part (see appendix A), which naturally motivates future investigation into Hadamard gate optimization as a pre-processing step of TOpt-like compilers. Finally, further reductions in the space (and other) resource requirements may be possible by back-substituting the Hadamard gadget identity from Fig. 2 post-optimization.
The TOOL algorithms (with and without feedback) reduced T counts below those of the best previous result for 18% and 30% of the benchmark circuits, respectively. But for the majority, we find that TOOL actually results in negative savings. This seems to contradict the result for the random benchmark (see Fig. 4 ) in which TOOL (feedback) nearly performs as well as TODD. We offer the following explanation for this apparent contradiction. The circuits generated as input for the random benchmark typically have optimal T counts close to the worst-case bound of O(n 2 ). TODD yields T counts very close to optimal because it only terminates when nearly all avenues for T count reduction have been exhausted. The TOOL algorithm outputs T counts below O(n 2 ), so closely competes with TODD for random circuits. However, for the Clifford + T benchmark, the optimal T count is typically much less than the worst-case O(n 2 ) bound. It is important to recall at this stage that TOOL is optimal for the special case where the circuit implements a control-Clifford. But even for this special case, TOOL needs to know which qubit is the control qubit in order to take advantage of this special case behaviour. Consequently, a general-purpose automated compiler without prior knowledge about the input quantum circuit must have access to an additional subroutine which determines the control qubit. For general quantum circuits, the task is especially challenging because the circuit must also be optimally partitioned into a sequence of control-Cliffords. As such, we have left this task as an avenue of future work. Our implementation of TOOL uses a naive random control-qubit selection subroutine, so regardless of the low optimal T count, TOOL will often output T counts that remain close to the worst-case of O(n 2 ). We suggest that this is the principle cause for the relatively poor performance seen in Table I , which has lead to negative savings not only over the best previous result and TODD, but sometimes also over the input circuit, and conclude that a better control-qubit selector would unlock more of TOOL's T -optimizing potential.
C. The T Count and Other Metrics
We acknowledge that the T count does not account for the full space-time cost of quantum computation. Recall that we justified neglecting the cost of Clifford gates due to the high ratio between the cost of the T gate and that of Clifford gates. The full space-time cost is highly sensitive to the architecture of the quantum computer, but for the surface code, this ratio is estimated to be between 50 and 1000 [12, [36] [37] [38] , depending on architectural assumptions.
Note that while our protocol leads to circuits with low T count, the final output often has an increased CNOT count. This is largely due to step 6 of our protocol where we map the phase polynomial back to a quantum circuit using a naive approach. Although T gates cost significantly more than CNOTs individually, the lower bound on number of CNOT gates required to implement high complexity reversible functions exceeds the upper bound on the number of T gates required by an amount that grows exponentially in n [39] . So for large n, our focus should turn instead to CNOT optimization. In this paper, we focus exclusively on T count optimization, which is relevant not just to circuit optimization but also to classical simulation runtime [16, 40, 41] and distillation of magic states [24] . For this reason, we omit the CNOT count from our benchmark tables and leave the problem of optimizing CNOT count as an avenue for future work.
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We acknowledge support by the Engineering and Physical Sciences Research Council (EPSRC) through grant EP/M024261/1. We thank Mark Howard and Matthew Amy for valuable discussions, and Dmitri Maslov for comments on the manuscript. We thank Quanlong Wang for spotting an error in an earlier draft of the manuscript. Table II of appendix A. Columns n and n h show the number of qubits for the input circuit and the number of Hadamard ancillas, respectively. The T -count for the circuit is given: before optimization (Pre-Opt.); after optimization using the best previous algorithm (Best prev.); and post-optimization using our implementation of TODD, TOOL(F) and TOOL(NF). The best previous algorithm is given in the Alg. column where: T-par is from [20] ; RMm and RMr are the majority and recursive Reed-Muller optimizers, respectively, both from [22] ; and AutoH is the heavy version of the algorithm from [21] . We show the T -count saving for each TOpt variant over the best previous algorithm in the s columns and the execution time as run on the Iceberg HPC cluster in the t columns. Results where the execution time is marked with † were obtained using an alternative implementation of TODD that is faster but less stable. The row Positive saving shows the proportion of the benchmark circuits, as a percentage, for which the corresponding compiler yields a positive saving over the best previous result. Hadamard-bounded partitions rather than Hadamard gadgets and ancillas and TODD-hcap sets a fixed cap, hcap, on the number of Hadamard ancillas available to the compiler. Starting at hcap = 1, we iteratively incremented the value of hcap by 1 until obtaining the first result with a positive T -count saving over the best previous algorithm. The value of hcap for which this occured is reported in the hcap column, and the number of partitions, T -count, execution time and percentage saving for this result are detailed by column group TODD-hcap. TODD-hcap results that yield a positive saving for hcap = 0 correspond to results for TODD-part and results that require hcap = n h Hadamard ancillas correspond to results for TODD. As we are strictly interested in intermediate values of hcap, we omit these data and refer the reader to the appropriate result. The number of Hadamard partitions is given by the Np columns. As in Table I , n is the number of qubits for the input circuit; T are T -counts: for the circuit before optimization (Pre-Opt.); due to the best previous algorithm (Best prev.); and post-optimization using variants of our compiler. The best previous algorithm is given in the Alg. column where: T-par is from [20] ; RMm and RMr are the majority and recursive Reed-Muller optimizers, respectively, both from [22] ; and Auto H is the heavy version of the algorithm from [21] . We show the T -count saving for each TOpt variant over the best previous algorithm in the s columns and the execution time as run on the Iceberg HPC cluster in the t columns. Results where the execution time is marked with † were obtained using an alternative implementation of TODD that is faster but less stable. Positive saving shows the proportion of the benchmark circuits, as a percentage, for which the corresponding compiler yields a positive saving over the best previous result. In order to investigate the relative effectiveness of the Hadamard gadget and Hadamard-bounded partition methods for dealing with Hadamard gates, we repeated the benchmarks from Table I but for the latter method. The results are shown in the TODD-part column group of Table II. For the Hadamard partition method, we found that the compiler runtime is significantly decreased, making the optimization of larger quantum circuits feasible. However, the performance is worse in terms of raw T count reductions, often leading to higher T counts than the best previous result. It is important to note that for a given input circuit, the T count is highly sensitive on the choice of Hadamard partitioning, of which, in general, there are many. Our implementation does not optimize over Hadamard partitioning choices, so there is potential for developing a more powerful version of TODD-part that makes use of an advanced Hadamard partitioning algorithm, which may lead to greater T count reductions.
The TODD compiler completely gadgetizes each Hadamard gate, whereas the TODD-part compiler completely partitions the circuit into Hadamard-bounded partitions. It is possible to interpolate between these two approaches using a parameter h cap that enforces a cap on the number of available Hadamard ancillas. Upon reaching this cap, the compiler synthesises the circuit encountered so far, freeing up the Hadamard ancillas for the subsequent Hadamard partition. We have implemented this feature, and in order to quantify the overhead required to see a T count reduction, we ran each benchmark repeatedly, incrementing the value of h cap until we saw a reduction over the best previous result. The results for this experiment are presented in Table II . We found that the relationship between h cap and T count savings is favourable: relatively few Hadamard gadgets are required to see a reduction over the best previous result. Over all the benchmark circuits, where the number of qubits and the T count ranges up to n = 36 and T = 6671, respectively, we found that on average 9 Hadamard ancillas are required to see positive saving and at most 23 ancillas are needed for all but one exceptional result (Cycle 17 3 ), which requires 43. This suggests that, while TODD combined with full Hadamard gadgetization is clearly the forerunner amongst our compilers for reducing the T count, a modest improvement in the Hadamard partitioning scheme, or adding a pre-processing step that looks for Hadamard gate reductions may lead to a better version of TODD that requires no non-unitary gadgets, has feasible compiler runtimes for large circuits, and yields positive T count savings.
So the TODD algorithm can be executed using 
operations. Therefore, given a family of Clifford + T circuits with n qubits, h Hadamard gates and t T gates, we would expect our compiler to execute in time asymptotically upper-bounded by a function of the following form O((n + h) 3 t 2 ) + O((n + h)t 3 )
= O(n 3 t 2 ) + O(h 3 t 2 ) + O(nt
where we have made the reasonable assumption that the computational bottleneck is due to the TODD algorithm, rather than the circuit preprocessing stages or mapping between different circuit representations, for instance. In practice, the actual runtimes for the benchmark quantum circuits seen in Table I are much lower than this worst-case upper-bound. Furthermore, the compiler runtime is dependent on the structure of the input quantum circuit, rather than simply the number of qubits and gates from which it is composed. Consequently, we do not see a simple relation between circuit parameters n, t, h and the runtime for the benchmarks in Table I .
Note that in our calculation of the complexity, we assumed that we must calculate every row of χ(A, z). In practice, we find that many of the rows are identical. An algorithm that calculates only the unique rows may lead to improved computational efficiency.
